<%@LANGUAGE="JAVASCRIPT" CODEPAGE="65001"%> News and Events
IFC News and Events
 
 
About IFC
Reports
Themes
Organization
News and Events
Contact Us
             

In the News

Research

 

IFC researchers demonstrate that nanotube wires operating at speed of commercial chips.

Chipmakers have hoped that carbon “nanotubes” would allow them to continue using thinner wiring as they pack more devices into chips. In a paper published online today by the journal Nano Letters, engineers at Stanford University report using nanotubes to wire a silicon chip operating at speeds comparable to those of commercially available processors and memory.

“This is the first time anyone has been able to show digital signals going through nanotubes at 1 gigahertz,” said H.-S. Philip Wong, a professor of electrical engineering at Stanford and a co-author of the report.

The advance shows that nanotubes are not only capable of connecting transistors at industrially relevant speed, but of doing so in real circuits that use materials, designs and manufacturing processes compatible with those that chipmakers use today, added Gael Close, an electrical engineering doctoral student and the paper’s lead author.

The silicon chip is an array of 256 circuits called “ring oscillators,” which are industry-standard circuits for testing the speed of chips. Including other control circuitry that allowed for selectively operating each of the 256 oscillators, the chip comprised a total of 11,000 transistors in an area one hundredth of a square inch.

For more information go here.


People

 

Muhannad Bakir

 

Best Invited Paper
Custom Integrated Circuits Conference 2007
:
"Revolutionary NanoSilicon
Ancillary Technologies for
Ultimate-Performance
Gigascale Systems
"

Oral Sessions Outstanding Paper
The 57th Electronic Components and Technology Conference-2008:
'Trimodal' Wafer-Level Package:
Fully Compatible Electrical, Optical,
and Fluidic Chip I/O Interconnects


Pulickel Ajayan

 

University Makes New Black from Tiny Carbon Tubes


Listen to Melissa Block from
All Things Considered
interview
Pulickel Ajayan on the "New Black."

 
 

Events

 

Save the Date

 
  • Integrated CAD Tools for Next Generation Thermal Management Methodologies and Devices: Status and Needs—Monday, November 17, 2008 • Georgia Institute of Technology
    Watch for more information


 

Electronic Seminars
Thursdays @ 4PM

   
Jul 24
Rizwan Bashirullah: High Speed Electrical Interconnects
   
Aug 7
Silvija Gradečak: TBD
   
Aug 28
Sung Kyu Lim: TBD
   
Sep 11
Vladimir Stojanovic: The Interconnect Problem: From Emerging Devices to Energy-efficient Networks
   
Oct 23
Pulickel Ajayan: Carbon-Based Interconnects: Nanotubes, Graphenes, and Beyond
Interconnect Focus Center   ::   791 Atlantic Drive, Atlanta, Georgia 30332
©2007 Georgia Institute of Technology   ::   Atlanta, Georgia 3033
ACCESSIBILITY  |   CONTACT US  |   LEGAL & PRIVACY INFORMATION